# 54LS164/DM54LS164/DM74LS164 8-Bit Serial In/Parallel Out Shift Registers

#### **General Description**


These 8-bit shift registers feature gated serial inputs and an asynchronous clear. A low logic level at either input inhibits entry of the new data, and resets the first flip-flop to the low level at the next clock pulse, thus providing complete control over incoming data. A high logic level on either input enables the other input, which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup and hold time requirements will be entered. Clocking occurs on the low-to-high level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.

#### **Features**

- Gated (enable/disable) serial inputs
- Fully buffered clock and serial inputs
- Asynchronous clear
- Typical clock frequency 36 MHz
- Typical power dissipation 80 mW
- Alternate Military/Aerospace device (54LS164) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

### **Connection Diagram**

#### **Dual-In-Line Package**



TL/F/6398-1

Order Number 54LS164DMQB, 54LS164FMQB, 54LS164LMQB, DM54LS164J, DM54LS164W, DM74LS164M or DM74LS164N See NS Package Number E20A, J14A, M14A, N14A or W14B

#### **Function Table**

Inputs				Outputs					
Clear	Clock	Α	В	QA	$Q_{B}$	$Q_{H}$			
L	Х	Х	Х	L	L		L		
Н	L	Х	Χ	Q <sub>A0</sub>	$Q_{B0}$		$Q_{H0}$		
Н	↑	Н	Н	Н	$Q_{An}$		$Q_{Gn}$		
Н	↑	L	Χ	L	$Q_{An}$		$Q_{Gn}$		
Н	↑	Х	L	L	$Q_{An}$		$Q_{Gn}$		

H = High Level (steady state), L = Low Level (steady state)


X = Don't Care (any input, including transitions)

 $\uparrow$  = Transition from low to high level

 $Q_{A0},\ Q_{B0},\ Q_{H0}=$  The level of  $Q_A,\ Q_B,\ or\ Q_H,\ respectively, before the indicated steady-state input conditions were established.$ 

 $Q_{An},\,Q_{Gn}=$  The level of  $Q_A$  or  $Q_G$  before the most recent  $\,\, \uparrow \,\,$  transition of the clock; indicates a one-bit shift.

#### **Logic Diagram**



#### **Absolute Maximum Ratings (Note)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

Storage Temperature Range  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ 

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" tables will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter		ı	DM54LS164			DM74LS164		
Syllibol			Min	Nom	Max	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Volt	High Level Input Voltage				2			V
V <sub>IL</sub>	Low Level Input Voltage				0.7			0.8	V
IOH	High Level Output Current				-0.4			-0.4	mA
l <sub>OL</sub>	Low Level Output Current				4			8	mA
f <sub>CLK</sub>	Clock Frequency (Note 4)		0		25	0		25	MHz
t <sub>W</sub>	Pulse Width	Clock	20			20			- ns
	(Note 4)	Clear	20			20			
t <sub>SU</sub>	Data Setup Time (Note 4)		17			17			ns
t <sub>H</sub>	Data Hold Time (Note 4)		5			5			ns
t <sub>REL</sub>	Clear Release Time (Note 4)		30			30			ns
T <sub>A</sub>	Free Air Operating Temperature		-55		125	0		70	°C

## **Electrical Characteristics** over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V <sub>OH</sub>	High Level Output	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max	DM54	2.5	3.4		V
	Voltage	V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	DM74	2.7	3.4		
V <sub>OL</sub>	Low Level Output	$V_{CC} = Min, I_{OL} = Max$	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	0.4	
II	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$				0.1	mA
I <sub>IH</sub>	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
I <sub>IL</sub>	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.4	mA
los	I <sub>OS</sub> Short Circuit	V <sub>CC</sub> = Max	DM54	-20		-100	- mA
	Output Current	(Note 2)	DM74	-20		-100	
Icc	Supply Current	V <sub>CC</sub> = Max (Note 3)			16	27	mA

Note 1: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 3: I<sub>CC</sub> is measured with all outputs open, the SERIAL input grounded, the CLOCK input at 2.4V, and a momentary ground, then 4.5V, applied to the CLEAR input.

Note 4:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .


Switching Characteristics	$_{\rm CC} = 5$ V and $_{\rm A} = 25$ °C (See Section 1 for Test Waveforms and Output Load)
---------------------------	---


	Parameter	From (Input) To (Output)					
Symbol			$C_L = 15 pF$		C <sub>L</sub> = 50 pF		Units
		` ' '	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		25				MHz
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Output		27		30	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Output		32		40	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clear to Output		36		45	ns

# **Timing Diagram**




TL/F/6398-3





### Physical Dimensions inches (millimeters) (Continued)



14-Lead Ceramic Flat Package (W) Order Number 54LS164FMQB or DM54LS164W NS Package Number W14B

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** 

Europe Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tei: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408